REMINDER: MEDIA ALERT: Verific Exhibits at 49th Design Automation Conference and Hosts DAC Tuesday Night Reception
Promotes "Build Your Own RTL Tools" for SoC Designers
(firmenpresse) - ALAMEDA, CA -- (Marketwire) -- 06/05/12 --
Verific Design Automation, supplier of industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators
Will exhibit at the 49th Design Automation Conference in booth #1807 and host the DAC Tuesday Night Reception
Exhibits will be open Monday-Wednesday, June 4-6, from 9 a.m.-6 p.m. The Tuesday Night Reception will be held from 6-7 p.m.
Moscone Center, South Hall, San Francisco. The Tuesday Night Reception will be held in Room 303/Outside Terrace.
Verific's DAC theme, "Build Your Own Register Transfer Level (RTL) Tools," invites computer-aided design (CAD) managers and system-on-chip (SoC) designers to find out how they can build their own internal RTL-based electronic design automation (EDA) tools with Verific's Perl application program interface (API).
Verific's software is also to be found in 32 other DAC exhibitor booths, serving as the front end to EDA and FPGA analysis, simulation, verification, synthesis, emulation and test tools. The Verific Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF.
For more details about Verific, visit .
Information on DAC can be found at .
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: . Website: .
Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
For more information, contact:
Nanette Collins
Public Relations for Verific
(617) 437-1822
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 05.06.2012 - 15:00 Uhr
Sprache: Deutsch
News-ID 153307
Anzahl Zeichen: 0
contact information:
Town:
ALAMEDA, CA
Kategorie:
Internet
Diese Pressemitteilung wurde bisher 146 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"REMINDER: MEDIA ALERT: Verific Exhibits at 49th Design Automation Conference and Hosts DAC Tuesday Night Reception"
steht unter der journalistisch-redaktionellen Verantwortung von
Verific (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
