Cadence Adds Powerful New Capabilities to Its PCI Express Verification IP Including PIPE4 Support
Advanced Technology Addresses Performance Optimization, Easier Compliance Testing and Faster SoC Verification
(firmenpresse) - SANTA CLARA, CA -- (Marketwire) -- 07/11/12 -- -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced powerful new capabilities in its (PCIe® VIP) which result in more in-depth verification of the most current PCI Express specification at both the block and system-on-chip (SoC) levels. The comprehensive Cadence technology includes support for the new PCIe PIPE4 specification; new performance measurement features critical for optimizing PCIe implementation; test suite, coverage and verification plan to shorten and ease testing for full PCIe specification compliance; and Accelerated PCIe VIP that drives the verification speed required for large SoCs.
This release addresses the full spectrum of PCIe applications and supports the latest specifications, including SR-IOV, MR-IOV, NVMe and PIPE4, empowering customers to implement designs quickly and confidently incorporating the newest PCI Express interfaces.
According to A. Vasudevan, vice president, Semiconductor and Systems at Wipro, "We have been consistently enabling semiconductor companies to reduce verification time and increase coverage parameters through next generation frameworks and market proven end-to-end verification services. Our partnership with Cadence has played an instrumental role in fulfilling the IP verification needs of our customers. We chose PCIe 3.0 VIP, along with TripleCheck, to achieve a comprehensive solution that gives us the fastest path to IP verification closure."
Already used on hundreds of production designs, the Cadence PCIe VIP enables efficient and thorough verification of SoCs. A new performance measurement utility helps customers optimize their designs for improved link utilization, throughput, latency, and power. The PCIe Validator, Cadence's third-generation compliance solution, verifies that IP blocks comply fully with protocol specifications. TripleCheck combines the three most critical components of verification in a single, easy-to-use environment: a test suite, coverage model, and verification plan covering all sections of the PCIe specification including PL, DLL, TL, Power Management and Error Handling -- all of which are automatically customized to the user's individual configuration. This level of testing is critical to ensure that IP components will function in all of the intended SoC applications. The gives a 100x boost in simulation throughput of Universal Verification Methodology (UVM)-compliant testbenches using the Cadence verification computing platform. This simulation-acceleration usage mode lets users perform full-chip simulation that would otherwise be impossible or impractical in RTL simulation alone.
"The Cadence PCIe® VIP is a broad, highly differentiated, and proven solution with distinct customer advantages for PCI Express verification," said Erik Panu, vice president of R&D, SoC Realization Group at Cadence. "No other VIP solution provides users all the capabilities found in the Cadence offering including more than 40 interface protocols and over 6,000 memory models that have been deployed in thousands of designs."
"As the industry leading organization responsible for development and management of the PCI Express specification, we are delighted that Cadence continues to advance the PCI Express 3.0 specification with its innovative verification IP products and methodologies," said Al Yanes, president and chairman, PCI-SIG.
For more information about the Cadence PCI Express Verification IP visit:
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at .
Cadence, the Cadence logo and Palladium are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
Sacha Arts
Tanis Communications, Inc.
408-295-4309 x108
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 11.07.2012 - 12:00 Uhr
Sprache: Deutsch
News-ID 164191
Anzahl Zeichen: 0
contact information:
Town:
SANTA CLARA, CA
Kategorie:
Networking
Diese Pressemitteilung wurde bisher 176 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"Cadence Adds Powerful New Capabilities to Its PCI Express Verification IP Including PIPE4 Support"
steht unter der journalistisch-redaktionellen Verantwortung von
Cadence Design Systems, Inc. (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
