ITRI Tapes Out 3D-IC Chip Using Cadence Technology
Integrated 3D-IC Flow From Cadence Enables the Taiwanese Research Giant to Implement, Analyze and Verify Groundbreaking Test Chip
(firmenpresse) - SAN JOSE, CA -- (Marketwire) -- 10/15/12 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that its full suite of 3D-IC technologies were deployed by Taiwan's Industrial Technology Research Institute (ITRI) to develop a 3D-IC chip. Working together, engineers from Cadence® and ITRI used the integrated Cadence 3D-IC flow to implement, analyze, and verify the test chip -- a wide I/O memory stack with through-silicon vias (TSVs). The 3D-IC approach -- in which multiple ICs are stacked in a single package -- is becoming increasingly necessary to meet the size, cost, power, and performance demands for advanced electronics.
"We have been collaborating closely with Cadence for more than a year, using its end-to-end 3D-IC flow to address the challenges in designing with stacked dies and TSVs," said Dr. Cheng-Wen Wu, general director of Information and Communications Research Laboratories (ICL) and vice president at ITRI. "As a result of the deep collaboration, we now have successfully taped out our first 3D-IC chip. We look forward to continuing our leading work with Cadence in this rapidly emerging area."
Cadence technologies deployed include Encounter® RTL Compiler, Encounter Digital Implementation System, Encounter Test, Encounter Timing System, Encounter Power System, the Cadence Physical Verification System, and QRC Extraction.
"Cadence is working with advanced customers to address emerging technology challenges like 3D-IC design, offering a uniquely deep set of integrated technologies that span custom/analog, digital, design for test, and package environments," said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "We recognize the benefits the industry receives from leading research organizations like ITRI that are working to help bring the benefits of 3D-IC design to the semiconductor industry faster."
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at .
Cadence, Encounter and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 15.10.2012 - 12:00 Uhr
Sprache: Deutsch
News-ID 192228
Anzahl Zeichen: 0
contact information:
Town:
SAN JOSE, CA
Kategorie:
Hardware
Diese Pressemitteilung wurde bisher 128 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"ITRI Tapes Out 3D-IC Chip Using Cadence Technology"
steht unter der journalistisch-redaktionellen Verantwortung von
Cadence Design Systems, Inc. (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
