Cadence Releases Verification IP for USB SuperSpeed Inter-Chip Specification
(firmenpresse) - SAN JOSE, CA -- (Marketwire) -- 01/31/13 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced production-proven verification IP (VIP) for the new specification, enabling customers to thoroughly verify designs deploying the latest extension of the USB 3.0 protocol.
The SSIC specification combines the MIPI Alliance physical interface (M-PHY) with the upper layers of the USB protocol to enable USB 3.0 to connect chips within a mobile device. This makes it easier for mobile device manufacturers to leverage the large USB hardware and software ecosystem in the mobile environment.
"Cadence® USB 3.0 verification IP has enabled us to thoroughly verify that our designs comply with the USB 3.0 specification, and this new SSIC product demonstrates the company's commitment to supporting engineers working with this key protocol," said James Cheng, senior vice president, Global Unichip. "By supporting all popular verification methodologies and simulators, the Cadence VIP has enabled GUC to support our diverse customer base with high-quality SoC and IP verification coverage."
"The SSIC extension of the USB 3.0 protocol is an important new tool for developers of mobile, smartphone and tablet devices because it offers higher data rates and power efficiency for internal use," said Martin Lund, senior vice president, research and development, SoC Realization Group. "Our USB 3.0 VIP has been used to verify over 100 designs, and we incorporated the knowledge gained to create this new product for engineers seeking the benefits of using the SSIC extension."
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at .
Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 31.01.2013 - 13:00 Uhr
Sprache: Deutsch
News-ID 224902
Anzahl Zeichen: 0
contact information:
Town:
SAN JOSE, CA
Kategorie:
Networking
Diese Pressemitteilung wurde bisher 221 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"Cadence Releases Verification IP for USB SuperSpeed Inter-Chip Specification"
steht unter der journalistisch-redaktionellen Verantwortung von
Cadence Design Systems, Inc. (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
