Tabula Adds SystemVerilog Support to Stylus Compiler With Verific Design Automation Parser
Verific Customer Ranks Parsers Best Architected, Implemented EDA Software
(firmenpresse) - ALAMEDA, CA -- (Marketwired) -- 08/13/13 -- Verific Design Automation (), provider of SystemVerilog, Verilog and VHDL parsers, today announced that Tabula () has added Verific's SystemVerilog parser as front-end support to version 2.7.1 of its Stylus® compiler.
Tabula, advancing high-performance programmable logic solutions for network infrastructure systems, announced that its recently released version of the Stylus compiler can process code written with SystemVerilog syntax through the use of the SystemVerilog parser.
"Verific's SystemVerilog and VHDL parsers are among the best architected and implemented software packages in EDA," says Karen Pieper, Tabula's director of software, who has extensive experience parsing Verilog and VHDL. "Our upgrade from Verilog to SystemVerilog went extremely smoothly."
Rob Dekker, Verific's founder and chief technology officer, expressed his congratulations to Tabula on adding SystemVerilog support to the Stylus compiler and remarks, "Over the years, we have developed a close working relationship with Tabula that we value."
"Through our successful and longstanding partnership with Verific, we were able to offer SystemVerilog functionality and support to our customers quickly," adds Steffan Rochel, vice president of software development at Tabula. "Verific's R&D team operates as a seamless extension of our own team and through our combined level of expertise, we will continue to deliver breakthrough products to our customers."
Verific's software serves as the front end to a wide range of EDA and field programmable gate array (FPGA) tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs. Verific's Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF, and provides C++ and Perl application programming interfaces (APIs). Verific's software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides parsers and elaborators for SystemVerilog, Verilog and VHDL. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: . Website: . Follow Verific on Facebook: .
Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
For more information, contact:
Nanette Collins
Public Relations for Verific
(617) 437-1822
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 13.08.2013 - 15:00 Uhr
Sprache: Deutsch
News-ID 287292
Anzahl Zeichen: 0
contact information:
Town:
ALAMEDA, CA
Kategorie:
Electronics & Communications
Diese Pressemitteilung wurde bisher 383 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"Tabula Adds SystemVerilog Support to Stylus Compiler With Verific Design Automation Parser"
steht unter der journalistisch-redaktionellen Verantwortung von
Verific Design Automation (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
