Faraday Increases Performance of Its Largest SoC by Utilizing Cadence Digital Implementation and Verification Solutions
(firmenpresse) - SAN JOSE, CA -- (Marketwired) -- 11/18/13 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design automation, today announced that Faraday Technology Corp., based in Hsinchu, Taiwan, deployed a full Cadence® tool flow to create its largest System-on-Chip (SoC), a 300-million-gate design for a 4G base station. By using Cadence Encounter® digital design tools in Faraday's hierarchical flow, the design team completed this complex SoC, from data-in to tapeout, in just seven months.
Faraday successfully reduced the time for each prototyping run of this SoC design from two weeks to 3-5 days by leveraging the Encounter Digital Implementation (EDI) System, including GigaOpt multithreaded optimization and advanced analysis, Encounter Conformal® Equivalence Checker (EC) for hierarchical EC compare methodology, and integrated signoff tools for RC extraction and timing analysis.
Additional Cadence products used include Incisive® Enterprise Simulator, Verification Intellectual Property (VIP), Encounter Power System, Allegro® Package Designer and Allegro Sigrity™ signal and power integrity solutions.
"This SoC was the biggest project we've undertaken, and is the most complex one ever in Taiwan, so we compiled the best tool set we could to ensure success -- in performance, quality and in time to market," said Jason Hung, RD vice president of Faraday. "Cadence's wide array of digital implementation and verification products plus the level of support we received helped us achieve all our goals."
For more information about this project, click . Faraday plans to discuss this project at Embedded Technology 2013 Conference and Exhibition in Yokohama, Japan, Nov. 20-22.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available .
© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Encounter, Conformal, Allegro, Incisive and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
Cadence Newsroom
408-944-7039
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 18.11.2013 - 13:00 Uhr
Sprache: Deutsch
News-ID 317489
Anzahl Zeichen: 0
contact information:
Town:
SAN JOSE, CA
Kategorie:
Hardware
Diese Pressemitteilung wurde bisher 250 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"Faraday Increases Performance of Its Largest SoC by Utilizing Cadence Digital Implementation and Verification Solutions"
steht unter der journalistisch-redaktionellen Verantwortung von
Cadence Design Systems, Inc. (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
