Synapse Design Joins Panel at EDPS

FinFET vs FDSOI -- Which is the Right One for Your Design?

(firmenpresse) - SAN JOSE, CA -- (Marketwired) -- 04/09/15 -- Synapse Design, the leading SOC design partner, weighs in on the question of FinFET vs FDSOI.

Panel: FinFET vs FDSOI -- Which is the Right One for Your Design?

:
EDPS 2015
Monterey Beach, California

Daniel Nenni, Semi Wikki

Tom Dillinger, Keynote, CAD Technology Manager, Oracle

Marco Brambilla, Director of Engineering, Synapse Design
Kelvin Low, Senior Director - foundry marketing, Samsung SSI
Boris Murmann, Stanford University
Jamie Schaeffer, Product Line Manager, GLOBALFOUNDRIES

Thursday, April 23, 2015
10:15AM
Registration:

The emergence of multiple transistor technology options at today's deep submicron process nodes introduces a variety of power, performance, and area tradeoffs. This session will start with an overview of the FinFET and Fully-Depleted Silicon-on-Insulator devices (FD-SOI, also known as Ultra-Thin Body SOI), in comparison to traditional bulk planar transistor technology. The session will then delve into a detailed discussion of the architectural and circuit implementation tradeoffs of these new offerings, to assist designers in making the right choice for their target application.

Synapse Design is the industry leader in design services for highly complex SOCs and ASICs and is the engineering backbone of many top tier semiconductor and systems companies around the world. The Company's products and services support companies creating high-end products in the storage, wireless/mobile, networking/computing, and multimedia industries. Through its people, products, technologies and services, the Company delivers engineering excellence and a flexible business model enabling next generation products for its customers. Founded in 2003 and headquartered in the Silicon Valley, the Company maintains global reach to high-technology centers of the world, serving customers locally from offices in the U.S., Europe, China, India and Taiwan.

Learn more about Synapse Design at .



Media Contact:
Susan Cain
Cain Communications
+1-408-393-4794

Weitere Infos zu dieser Pressemeldung:

Themen in dieser Pressemitteilung:


Unternehmensinformation / Kurzprofil:
Bereitgestellt von Benutzer: Marketwired
Datum: 09.04.2015 - 13:30 Uhr
Sprache: Deutsch
News-ID 384608
Anzahl Zeichen: 0

contact information:
Town:

SAN JOSE, CA

Kategorie:

Electronic Design Architecture

Diese Pressemitteilung wurde bisher 266 mal aufgerufen.


Die Pressemitteilung mit dem Titel:
"Synapse Design Joins Panel at EDPS"
steht unter der journalistisch-redaktionellen Verantwortung von

Synapse Design (Nachricht senden)

Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).

Synapse Design Opens Office in Vietnam ...

SAN JOSE, CA -- (Marketwired) -- 03/15/16 -- Synapse Design, the leading design services partner serving tier one system and semiconductor companies, today announced that it is opening its new flagship office in Ho Chi Minh City, Vietnam. The Synaps ...

Synapse Design to Moderate "Evolve or Die" Technical Panel ...

SAN JOSE, CA -- (Marketwired) -- 12/18/14 --Storage Visions Conference 2015 The Rivera Hotel, Las Vegas - January 4-5, 2015January 4, from 4:00-5:00pTechnical panel: "Evolve or Die"Mike McKean, Synapse DesignMaher Amer, Diablo Technologies ...

Synapse Design Launches Cloud Platform ...

SAN JOSE, CA -- (Marketwired) -- 10/06/14 -- Synapse Design, the leading SOC and ASIC design services partner serving tier-one system and semiconductor companies, today announced its Cloud hardware platform based on a Freescale T4240 network process ...

Alle Meldungen von Synapse Design