Fuji Electric Cuts Development Time 25 Percent With Cadence Virtuoso Accelerated Parallel Simulator
A Leading Power Management IC Company, Fuji Electric Deployed the Cadence Technology to Verify Power Management ICs and Entire System
(firmenpresse) - SAN JOSE, CA -- (Marketwire) -- 10/05/11 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Fuji Electric reduced by 25 percent both the development time for power management ICs and the verification time for systems by deploying the . The Japanese power management IC company used the simulator in the robust Cadence Virtuoso Analog Design Environment, resulting in dramatic time savings while helping improve quality.
"More and more leading companies are recognizing the time-to-market advantages they can attain by using the Cadence Virtuoso Accelerated Parallel Simulator," said John Pierce, product marketing director, custom simulation, Silicon Realization at Cadence. "Integrating tightly and seamlessly with the Virtuoso Analog Design Environment, the simulator beats baseline SPICE simulation performance and enables companies like Fuji Electric to conduct more thorough, comprehensive verification, reducing risk and improving quality."
Fuji Electric develops power management ICs and the power devices that use these ICs for new energy, green IDC, and automotive applications. The Virtuoso Accelerated Parallel Simulator was among the technologies required to perform a conceptual design and to verify a full-chip system.
"Our design team shifted from our traditional approach for a conceptual design to the Virtuoso Accelerated Parallel Simulator-based circuit simulation environment for the entire design process, and achieved the 25 percent reduction in the lead-time for custom/analog design," said Dr. Naoto Fujishima, general manager of Device Development Dept., Si Device Development Center, Electronic Device Laboratory of Fuji Electric. "In addition, the combination of Verilog-A models and the Virtuoso Accelerated Parallel Simulator further speeds verification time and allows design teams to verify a whole system with a shorter lead time. As a result, we are able to deliver high quality devices with the shortest lead time."
The Virtuoso Accelerated Parallel Simulator, part of Virtuoso Multi-Mode Simulation, performs high-performance SPICE-accurate simulation for faster convergence on design goals while offering scalable performance and capacity.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at .
Cadence and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226
Themen in dieser Pressemitteilung:
Unternehmensinformation / Kurzprofil:
Datum: 05.10.2011 - 12:00 Uhr
Sprache: Deutsch
News-ID 72832
Anzahl Zeichen: 0
contact information:
Town:
SAN JOSE, CA
Kategorie:
Networking
Diese Pressemitteilung wurde bisher 165 mal aufgerufen.
Die Pressemitteilung mit dem Titel:
"Fuji Electric Cuts Development Time 25 Percent With Cadence Virtuoso Accelerated Parallel Simulator"
steht unter der journalistisch-redaktionellen Verantwortung von
Cadence Design Systems, Inc. (Nachricht senden)
Beachten Sie bitte die weiteren Informationen zum Haftungsauschluß (gemäß TMG - TeleMedianGesetz) und dem Datenschutz (gemäß der DSGVO).
